This paper presents a quadrature balanced transmitter, assisted by a digital equalization and predistortion self-interference cancellation technique for Full-Duplex wireless applications. An analysis of design trade-offs between low receiver (Rx) loss and high transmitter (Tx) efficiency is laid out and demonstrated on a 5GHz to 6GHz class AB power amplifier implemented in 180nm CMOS.
Articles
Related Articles
June 10, 2018
A Robust Reconfigurable Front-End for Non-contiguous Multi-Channel Carrier Aggregation Receivers
A new architecture for multi-channel carrier aggregation receivers is proposed for eliminating risks of VCO injection...
Read More >
1 MIN READING
June 26, 2023
Assessment of a Flow-dependent Subgrid Characteristic Length for Large-Eddy Simulation on Anisotropic Grids
This paper presents the latest results of a long track development activity in the context of...
Read More >
1 MIN READING
June 2, 2022
Pruning Neural Nets by Optimal Neuron Merging
We present a new method for structured pruning of neural networks, based on the recently proposed...
Read More >
1 MIN READING