This paper presents a quadrature balanced transmitter, assisted by a digital equalization and predistortion self-interference cancellation technique for Full-Duplex wireless applications. An analysis of design trade-offs between low receiver (Rx) loss and high transmitter (Tx) efficiency is laid out and demonstrated on a 5GHz to 6GHz class AB power amplifier implemented in 180nm CMOS.
Articles
Related Articles
May 9, 2024
A Balanced Distributed Cascode Power Amplifier With an Integrated Chebyshev Load Balancer for Full-Duplex Wireless Operation
This work proposes a fully integrated transmitter front end based on a balanced distributed cascode power...
Read More >
1 MIN READING
February 18, 2024
Non-magnetic four-port electronic circulators based on 90∘ non-reciprocal phase-shifters
This paper presents a family of four-port electronic circulators adhering to a new topology symmetry that...
Read More >
1 MIN READING
July 2, 2018
Modified re-configurable quadrature balanced power amplifiers for half and full duplex RF front ends
An RF front-end (RFFE) architecture for dual-mode half and full duplex operation, employing a modified quadrature...
Read More >
1 MIN READING