This work proposes a fully integrated transmitter front end based on a balanced distributed cascode power amplifier (BDC-PA) and a passive second-order reconfigurable reflective self-interference cancellation (SIC) filter for full-duplex wireless applications. The balanced topology provides inherent passive transmit–receive (TX–RX) isolation complemented by the passive SIC filter, which accounts for the signal, noise, and nonlinearity components of the direct TX–RX leakages and the reflections from a commercial Wi-Fi antenna.
Articles
Related Articles
May 28, 2024
Active Learning via Predictive Normalized Maximum Likelihood Minimization
Machine learning systems require massive amounts of labeled training data in order to achieve high accuracy...
Read More >
1 MIN READING
August 4, 2020
A 1.5-3 GHz Quadrature Balanced Switched-Capacitor CMOS Transmitter for Full Duplex and Half Duplex Wireless Systems
This work proposes a reconfigurable multi-mode digital transmitter based on quadrature balanced switched-capacitor power amplifiers (QB-SCPA),...
Read More >
1 MIN READING
November 5, 2015
Hardware Transactions in Nonvolatile Memory
Hardware transactional memory (HTM) implementations already provide a transactional abstraction at HW speed in multi-core systems....
Read More >
1 MIN READING