This letter compares analog and digital implementations of quadrature balanced power amplifier (QBPA) transceiver for full-duplex wireless operation. The design considerations of both architectures are laid out, and a comprehensive performance comparison between the two approaches based on theoretical and experimental results is proposed. For this end, a new QBPA chip prototype employing voltage-mode switched-capacitor RF DACs was fabricated in TSMC’s 65 nm CMOS, whereas the analog QBPA, reported in our previous work, comprises 180 nm CMOS current-mode class-AB PAs.
Articles
Related Articles
July 1, 2024
AP cooperation in Wi-Fi: Joint transmission with a novel precoding scheme, resilient to phase offsets between transmitters
Multi Access-Point (M-AP) cooperation is expected to play a key role in the next-generation Wi-Fi standard...
Read More >
1 MIN READING
September 11, 2017
ScaleSimulator: A Fast and Cycle-Accurate Parallel Simulator for Architectural Exploration
Design of next generation computer systems should be supported by simulation infrastructure that must achieve a...
Read More >
1 MIN READING
November 4, 2019
Pre-PA Delay-Line Based FIR Filter for Self-Interference Cancellation in Full Duplex Wireless Systems
In this paper we propose a pre-PA self-interference (SIC) cancellation FIR filter architecture implemented in a...
Read More >
1 MIN READING