This letter compares analog and digital implementations of quadrature balanced power amplifier (QBPA) transceiver for full-duplex wireless operation. The design considerations of both architectures are laid out, and a comprehensive performance comparison between the two approaches based on theoretical and experimental results is proposed. For this end, a new QBPA chip prototype employing voltage-mode switched-capacitor RF DACs was fabricated in TSMC’s 65 nm CMOS, whereas the analog QBPA, reported in our previous work, comprises 180 nm CMOS current-mode class-AB PAs.
Articles
Related Articles
August 1, 2020
A system design for elastically scaling transaction processing engines in virtualized servers
Online Transaction Processing (OLTP) deployments are migrating from on-premise to cloud settings in order to exploit...
Read More >
1 MIN READING
July 31, 2019
AM-PM: Efficient Network Telemetry using Alternate Marking
The fast evolution of high-speed networks has raised the need for accurate and scalable network measurement....
Read More >
1 MIN READING
November 13, 2019
A Full-Duplex Quadrature Balanced RF Front End With Digital Pre-PA Self-Interference Cancellation
This article presents a quadrature balanced radio-frequency (RF) front-end transmitter (TX) architecture assisted by a digital...
Read More >
1 MIN READING