This letter compares analog and digital implementations of quadrature balanced power amplifier (QBPA) transceiver for full-duplex wireless operation. The design considerations of both architectures are laid out, and a comprehensive performance comparison between the two approaches based on theoretical and experimental results is proposed. For this end, a new QBPA chip prototype employing voltage-mode switched-capacitor RF DACs was fabricated in TSMC’s 65 nm CMOS, whereas the analog QBPA, reported in our previous work, comprises 180 nm CMOS current-mode class-AB PAs.
Articles
Related Articles
May 27, 2015
Analytics in Motion: High Performance Event-Processing AND Real-Time Analytics in the Same Database
Modern data-centric flows in the telecommunications industry require real time analytical processing over a rapidly changing...
Read More >
1 MIN READING
August 1, 2017
Fiber-based architecture for NFV cloud databases
The telco industry is gradually shifting from using monolithic software packages deployed on custom hardware to...
Read More >
1 MIN READING
June 2, 2022
Pruning Neural Nets by Optimal Neuron Merging
We present a new method for structured pruning of neural networks, based on the recently proposed...
Read More >
1 MIN READING