In this paper, we present an overview of both the challenges and the state-of-the-art in full duplex (FD) integrated transceivers in terms of loss and noise. New circuit concept is presented for mismatched receiver design with a cancelling path. An implementation of LNA in 28nm CMOS process based on quadrature balanced (QB) structure achieves less than 0.5dB NF degradation and a 1dB TX insertion loss at 60GHz.
Articles
Related Articles
August 18, 2022
S-Parameter Analysis and Compact Formulation of Two-Port 90° N-Path Circuits
This brief introduces a compact S-parameter model of the two-port 90° N-Path circuit within the vicinity...
Read More >
1 MIN READING
August 19, 2021
A 65 nm CMOS Quadrature Balanced Switched-Capacitor Power Amplifier for Full- and Half-Duplex Wireless Operation
This article proposes a multi-mode wireless transmitter for full-duplex (FD) and half-duplex (HD) operation based on...
Read More >
1 MIN READING
June 10, 2018
A Robust Reconfigurable Front-End for Non-contiguous Multi-Channel Carrier Aggregation Receivers
A new architecture for multi-channel carrier aggregation receivers is proposed for eliminating risks of VCO injection...
Read More >
1 MIN READING